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Abstract. We show that a graph has an orientation under which every circuit of
even length is clockwise odd if and only if the graph contains no subgraph which
is, after the contraction of at most one circuit of odd length, an even subdivision
of K2,3. In fact we give a more general characterisation of graphs that have an
orientation under which every even circuit has a prescribed clockwise parity. This
problem was motivated by the study of Pfaffian graphs, which are the graphs that
have an orientation under which every alternating circuit is clockwise odd. Their
significance is that they are precisely the graphs to which Kasteleyn’s powerful method
[3] for enumerating perfect matchings may be applied.
1. Introduction
Consider the three (even) circuits in K2,3. Is it possible to find an orientation under
which all these circuits are clockwise odd, if the clockwise parity of a circuit of even
length is defined as the parity of the number of edges that are directed in agreement
with a specified sense? However K2,3 is oriented one observes that the total number of
clockwise even circuits is odd and therefore it is not possible to find such an orientation.
In this paper we present a characterisation, in terms of forbidden subgraphs, of the
graphs that have an orientation under which every even circuit is clockwise odd. It
will turn out that the non-existence of such an orientation can in a sense always be put
down to an even subdivision of K2,3. (See Corollary 1.)
We were motivated to study this problem by our work on a characterisation of Pfaf-
fian graphs. A Pfaffian orientation of a graph is an orientation under which every
alternating circuit is clockwise odd, an alternating circuit being a circuit which is the
symmetric difference of two perfect matchings. A Pfaffian graph is a graph that admits
a Pfaffian orientation. In [3] Kasteleyn introduced a remarkable method for enumerat-
ing perfect matchings in Pfaffian graphs, reducing the enumeration to the evaluation
of the determinant of the skew adjacency matrix of the Pfaffian directed graph. He
has shown that all planar graphs are Pfaffian. However a general characterisation of
Pfaffian graphs is still not known. For research in this direction see [4, 5, 6, 1, 7].
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Our characterisation of the graphs that admit an orientation under which every even
circuit is clockwise odd will be an easy consequence of our main theorem, which gives
a more general characterisation of the graphs that have an orientation under which
every even circuit has a prescribed (not necessarily odd) clockwise parity. Before we
are able to state our main theorem we need some definitions.
Definition 1. Let G be a graph and J an assignment of clockwise parities to the even
circuits of G. An orientation of G is said to be J-compatible if every even circuit of G
has the clockwise parity prescribed by J . Otherwise the orientation is J-incompatible.
The graph G is said to be J-compatible if G admits a J-compatible orientation, and
J-incompatible otherwise.
Our main theorem (Theorem 1) characterises J-compatible graphs in terms of for-
bidden subgraphs. Before we are able to formulate it, we have to introduce two relevant
graph operations. To this end we need the following fundamental definition and lemma.
Definition 2. Let G be a graph and J an assignment of clockwise parities to the even
circuits of G. A set S of even circuits in G is said to be J-intractable if the symmetric
difference of the circuits in S is empty and the parity of the number of clockwise even
circuits in S with respect to an orientation is unequal to the parity of the number of
clockwise even circuits in S with respect to the assignment J .
Observe that the parity of the number of clockwise even circuits with respect to
an orientation in a J-intractable set S does not depend on the orientation since the
reorientation of a single edge changes the clockwise parity of an even number of circuits
in S.
Lemma 1. Let G be a graph and J an assignment of clockwise parities to the even
circuits of G. Then G is J-incompatible if and only if G contains a J-intractable set
of even circuits.
Proof. The fact that the existence of a J-intractable set implies that G is J-
incompatible follows from the remark above the formulation of the lemma.
Suppose that G is J-incompatible and orient G arbitrarily. The existence of a J-
compatible orientation of G is equivalent to the solvability of a certain system of linear
equations over the field F2. In these equations the variables correspond to the edges
of the even circuits of G. For every even circuit C there is a corresponding equation
in which the sum of the variables corresponding to the edges of C is 1 if and only if
the clockwise parity of C is not that prescribed by J . A solution of this system is an
assignment of zeros and ones to the edges of the even circuits of G. A J-compatible ori-
entation of G can be obtained from the fixed orientation by reorienting precisely those
edges to which the solution assigns a 1. The lemma now follows from the solvability
criteria for systems of linear equations.
Let G be a graph and let H be a graph obtained from G by the contraction of the two
edges e and f incident on some vertex v in G of degree 2. Thus EH = EG−{e, f}. We
may describe G as an even vertex splitting of H . (See Figure 1.) Any even circuit CH
in H is the intersection with EH of a unique even circuit C in G. To any assignment
J of clockwise parities to the even circuits in G there corresponds an assignment JH
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Figure 1. Split vertices to obtain an even vertex splitting.
of clockwise parities to the even circuits in H so that any even circuit CH in H is
assigned the same clockwise parity as C in G. We say that JH is induced by J . If
either e or f is incident on a vertex of degree 2 other than v, then it is also true that
the intersection with EH of any even circuit C in G yields an even circuit CH in H . In
this case any assignment JH of clockwise parities to the even circuits in H corresponds
to a unique assignment J of clockwise parities to the even circuits in G so that JH is
the assignment induced by J . We then say that J is also induced by JH .
Similarly let H be obtained from G by contracting a circuit A of odd length. Thus
EH = EG−A. Any even circuit CH in H is the intersection with EH of a unique even
circuit C in G: we have C ∩ EH = CH and if C 6= CH then C ∩A is the path of even
length in A joining the ends of the path CH in G. To any assignment J of clockwise
parities to the even circuits in G there corresponds an assignment JH of clockwise
parities to the even circuits in H so that any even circuit CH in H is assigned the same
clockwise parity as C in G. We say that JH is induced by J .
In the following lemma we summarise some basic facts:
Lemma 2. Let G be a graph and J an assignment of clockwise parities to the even
circuits of G.
(1) Let H be a subgraph of G and JH the restriction of J to the even circuits of H.
If G is J-compatible then H is JH-compatible.
(2) Let H be obtained from G by contracting the two edges incident on a vertex of
degree 2. The assignment J induces an assignment JH of clockwise parities to the
even circuits in H. If G is J-compatible then H is JH-compatible. If either of the two
contracted edges is incident on another vertex of degree 2 then G is J-compatible if and
only if H is JH-compatible.
(3) Let H be obtained from G by contracting a circuit of odd length. The assignment
J induces an assignment JH of clockwise parities to the even circuits in H. If G is
J-compatible then H is JH-compatible.
Proof. (2) Every JH-intractable set of even circuits in H induces a J-intractable
set of even circuits in G. If either of the two contracted edges is incident on another
vertex of degree two then every J-intractable set of even circuits in G also induces a
JH-intractable set of even circuits in H .
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(3) Every JH-intractable set of even circuits in H induces a J-intractable set of even
circuits in G. (Note that if the symmetric difference of some even circuits in H is
empty, then the symmetric difference of the corresponding even circuits in G is empty
as well, for it is obvious that this symmetric difference is both an even cycle and a
subset of the odd circuit EG− EH .)
In the following three paragraphs we introduce the minimal J-incompatible graphs
which we need in the formulation of our main theorem. We say that an assignment J
is odd or even if it assigns, respectively, an odd or an even clockwise parity to every
even circuit.
Let O1 = K2,3 and let O2 be the graph we obtain from K4 by subdividing once
all edges incident on one fixed vertex. (See Figure 3.) Observe that O1 and O2
are J-incompatible with respect to the odd assignment J . In fact O1 and O2 are
J-incompatible precisely for those assignments J that prescribe an even number of
even circuits of these graphs to be of even clockwise parity. For these assignments
Lemma 2(3) shows that the J-incompatibility of O2 can be attributed to the fact that
O1 is J-incompatible, since the contraction of the triangle in O2 gives O1.
Let E1 be the graph consisting of two vertices and three edges joining them, let
E2 = K4 and let E3 be the graph we obtain from K4 by subdividing each edge in a
fixed even circuit once. (See Figure 3.) Then E1, E2 and E3 are J-incompatible with
respect to the even assignment J . More generally E1, E2 and E3 are J-incompatible
precisely for those assignments J that prescribe an odd number of even circuits to be
of even clockwise parity. Again by Lemma 2(3) the fact that E2 is J-incompatible can
be put down to the fact that E1 is J-incompatible, since the contraction of a triangle
in E2 gives E1.
Consider the four graphs ∆1,∆2,∆3,∆4 in Figure 2. Note that the last three are
obtained from ∆1 by contracting edges. Each of these four graphs has exactly four
even circuits and is J-incompatible if and only if J prescribes an odd number of them
to be clockwise even. This observation follows from Lemma 1 because in each of these
graphs the set of all even circuits is the only non-empty dependent set of even circuits
with respect to symmetric difference.
Let G be a graph and let G0, G1, . . . , Gk be graphs such that G0 = G and, for each
i > 0, the graph Gi is an even vertex splitting of Gi−1. Then Gk is said to be an even
splitting of G. There is a special case in which, for each i > 0, Gi can be obtained from
Gi−1 by subdividing an edge twice. In this case we describe Gk as an even subdivision
of G. If no vertex of G is of degree greater than 3, then each even splitting of G is
also an even subdivision of G. If H is an even splitting of G and JH is an assignment
of clockwise parities to the even circuits in H , then we may apply the definition of an
induced assignment inductively to obtain an assignment J of clockwise parities to the
even circuits in G. This assignment is also said to be induced by JH . By applying
Lemma 2(2) inductively we find that if H is JH-compatible then G is J-compatible.
Thus if G is J-incompatible then H is JH-incompatible. The converse also holds if H
is an even subdivision of G.
Now we formulate our main theorem.
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Figure 2. The graphs ∆1,∆2,∆3,∆4.
Theorem 1. Let G be a graph and J an assignment of clockwise parities to the even
circuits of G. Then G is J-incompatible if and only if G contains an even splitting H
of one of O1, O2, E1, E2, E3, ∆1, ∆2, ∆3, ∆4 with the following property: if H is
an even splitting of Oi for some i then J prescribes an even number of clockwise even
circuits to the three even circuits of H, if H is an even splitting of Ei for some i then J
prescribes an odd number of clockwise even circuits to the three even circuits of H and
if H is an even splitting of ∆i for some i then J prescribes an odd number of clockwise
even circuits to the four even circuits of H.
The “if” direction in the theorem is obvious by Lemma 1 and Lemma 2. We obtain
the following immediate corollaries.
Corollary 1. A graph G does not admit an orientation under which every even circuit
is clockwise odd if and only if it contains a subgraph which is, after the contraction of
at most one odd circuit, an even subdivision of K2,3.
Proof. For each even splitting of E1, E2, E3, ∆1, ∆2, ∆3 or ∆4 contained in G the
odd assignment prescribes an even number of clockwise even circuits to its set of even
circuits.
Corollary 2. A graph G does not admit an orientation under which every even circuit
is clockwise even if and only if it contains a subgraph which is, after the contraction of
at most one odd circuit, an even subdivision of E1 or E3.
Proof. For each even splitting of O1 or O2 contained in G the even assignment
prescribes an odd number of clockwise even circuits to its set of even circuits, for both
graphs have three even circuits. Moreover for each even splitting of ∆1, ∆2, ∆3 or
∆4 contained in G the even assignment prescribes an even number of clockwise even
circuits to its set of even circuits, for these graphs each have four even circuits.
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2. An arc decomposition theorem
Circuits, non-empty paths and, more generally, subgraphs without isolated vertices
are determined by their edge sets and are therefore identified with them in this paper.
If u and v are vertices of a path P , then P [u, v] denotes the subpath of P that joins u
and v. If G is a graph and V ′ is a subset of the vertex set V G of G then G[V ′] denotes
the subgraph of G spanned by V ′. Similarly if E ′ is a subset of the edge set EG of G
then G[E ′] denotes the subgraph of G spanned by E ′.
Let H1 and H2 be two sets of edges in G. An H1H2-arc is a path in H1 which
joins two distinct vertices in V G[H2] but does not have an inner vertex in V G[H2]. A
GH2-arc is also called an H2-arc.
Definition 3. A graph G without isolated vertices is said to be even-circuit-connected
if for every bipartition {H1, H2} of EG there exists an even circuit C which meets H1
and H2.
Every even-circuit-connected graph is 2-connected. Indeed, suppose there exists a
vertex v such that G− {v} is disconnected. Let H1, H2, . . . , Hk be the components of
G − {v} and let H ′i = G[V Hi ∪ {v}] for each i. Then for every circuit C of G there
exists an i, 1 ≤ i ≤ k, with C ⊆ EH ′i, a contradiction.
First we prove a decomposition theorem on even-circuit-connected graphs. Note
that in our characterisation of J-incompatible graphs in terms of forbidden subgraphs,
even-circuit-connected graphs are the only graphs of interest since every J-incompatible
graph that is minimal with respect to edge deletion is clearly even-circuit-connected.
Let H be a subgraph of G and C an even circuit in G which includes EG − EH
and meets EH . If there are n CH-arcs, then G is said to be obtained from H by
an n-arc adjunction. An arc decomposition of an even-circuit-connected graph G is
a sequence G0, G1, . . . , Gk of even-circuit-connected subgraphs of G such that EG0 is
an even circuit, Gk = G and, for every i > 0, Gi is obtained from Gi−1 by an n-arc
adjunction with n = 1 or n = 2. Moreover we assume that, for each i, every even
circuit in Gi which meets EGi − EGi−1 contains EGi − EGi−1. We shall show that
every even-circuit-connected graph has an arc decomposition. For this purpose we need
the following version of Menger’s theorem.
Theorem 2. [2] Let S and T be sets of at least n vertices in an n-connected graph G.
Then there are n vertex disjoint paths joining vertices in S to vertices in T such that
no inner vertex of these paths is in V S ∪ V T .
Lemma 3. Let H be a non-empty proper even-circuit-connected subgraph of an even-
circuit-connected graph G. Then G has an even circuit C that meets EH, admits just
one or two CH-arcs and has the property that G[H ∪ C] is even-circuit-connected.
Moreover, if G is bipartite or H is not, then C may be chosen to admit just one CH-
arc.
Proof. Suppose first that G is bipartite. By hypothesis there is an edge e in EG−EH .
By the 2-connectedness of G and Theorem 2 there are vertex disjoint paths P and Q
in EG − EH joining the ends of e to two distinct vertices u and v, respectively, in
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V H such that neither P nor Q has an inner vertex in V H . Since H is even-circuit-
connected and therefore connected, a path R in H joins u to v. Thus P ∪ {e} ∪Q∪R
is a circuit C in G meeting EH (since u 6= v) and having P ∪ {e} ∪ Q as its unique
CH-arc. Moreover C is even since G is bipartite.
Suppose therefore that G is not bipartite. Again we may construct the circuit C as
in the previous case, and the proof is complete if C is even. Suppose therefore that C
cannot be chosen to be even. Since G is even-circuit-connected there exists an even
circuit D which meets EH and EG − EH . Let S and T be two distinct DH-arcs,
joining w to x and y to z, respectively. The fact that D meets EH implies w 6= x,
y 6= z and {w, x} 6= {y, z}. Let U be a path in H joining w to x. Since H is 2-connected
there exist two vertex disjoint paths V and W in H joining y and z, respectively, to
distinct vertices of U and such that neither has an inner vertex in V U . Let s and t be
the ends of V and W , respectively, in V U . By assumption S ∪U is an odd circuit and
therefore it includes a path X , joining s to t, such that
|X| ≡ |T |+ |V |+ |W | (mod 2).
Then T ∪ V ∪W ∪ X is a circuit C of even length, and the only CH-arcs are T and
possibly S.
Finally suppose that H is not bipartite. Therefore H has an odd circuit O. Since
H is even-circuit-connected and therefore 2-connected, there are vertex disjoint paths
M and N in H joining w and x, respectively, to distinct vertices p and q in V O but
having no inner vertex in V O. Since O is odd, it includes a path Y joining p and q
such that
|Y | ≡ |M |+ |N |+ |S| (mod 2).
Then M ∪N ∪ S ∪ Y is an even circuit C in G, and S is the unique CH-arc.
It remains to show that G[H ∪ C] =: H ′ is even-circuit-connected. Suppose that
{K1, K2} is a bipartition of EH
′. If K1 ⊇ EH and K2 ⊆ EH
′ − EH then C is an
even circuit which meets K1 and K2. Thus we may assume that Kl ∩ EH =: K
′
l 6= ∅
for l = 1, 2. By the assumption that H is even-circuit-connected there exists an even
circuit in H which meets K ′
1
and K ′
2
, and therefore K1 and K2.
Lemma 3 shows that every even-circuit-connected graph G has an arc decomposi-
tion G0, G1, . . . , Gn with at most one 2-arc adjunction. The single 2-arc adjunction is
necessary if and only if G is not bipartite. In this case the arc decomposition can be
chosen so that G1 is obtained from G0 by a 2-arc adjunction as we see in the following
theorem.
Theorem 3. An even-circuit-connected graph G has an arc decomposition G0, G1, . . . , Gk
such that Gi is obtained from Gi−1 by a single arc adjunction for all i > 1.
Proof. By Lemma 3 let H0, H1, . . . , Hn be an arc decomposition of G such that Hi
is obtained from Hi−1 by a 2-arc adjunction for some i > 1 and Hj is obtained from
Hj−1 by a single arc adjunction for all j 6= i. Let EHi−EHi−1 = P ∪Q, where P and
Q are the two HiHi−1-arcs. Let P join w to x and Q join y to z. We distinguish cases
according to whether w, x, y, z are distinct.
Case 1. Suppose that w, x, y, z are distinct. Since Hi−1 is 2-connected, we may
assume by Theorem 2, the symmetry of w and x and the symmetry of y and z that
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Hi−1 has vertex disjoint paths R joining w to y and S joining x to z. Similarly there
are two vertex disjoint paths T and U in Hi−1 joining vertices in V R to vertices in
V S but having no inner vertex in V R ∪ V S. Let T join vertex a in V R to vertex b in
V S and let U join vertex c in V R to vertex d in V S. With no less generality we may
assume that c ∈ V R[a, y]. Then R[c, a] ∪ T ∪ S[b, d] ∪ U is an even circuit C, since
Hi−1 is bipartite. Note also that P ∪R[w, a] ∪ T ∪ S[b, x] and Q∪R[y, c] ∪ U ∪ S[d, z]
are odd circuits A and B, respectively, for neither G[Hi−1 ∪ P ] nor G[Hi−1 ∪Q] is an
even-circuit-connected graph.
Let G0 := G[C] and D = P ∪ R ∪ Q ∪ S. Then D is an even circuit since D =
A+B + C. Furthermore observe that G1 := G[C ∪D] is a non-bipartite even-circuit-
connected graph obtained from G0 by a 2-arc adjunction. Thus the assertion follows
from Lemma 3.
Case 2. In the remaining case observe that w 6= x, y 6= z and {w, x} 6= {y, z} for
there exists an even circuit which includes P ∪ Q and meets EHi−1. Thus we may
assume that x = y and |{w, x, z}| = 3 without loss of generality. If there are edges
e and f in EHi−1 joining x to w and z respectively, then set R = {e} and S = {f}.
Otherwise, since Hi−1 is 2-connected, x is joined in Hi−1 by an edge g to a vertex v
not in {w, x, z}. Without loss of generality we assume that there are vertex disjoint
paths R′ and S joining v to w and x to z, respectively. Set R = R′ ∪ {g}. By the
2-connectedness of Hi−1 there exists a path T in Hi−1−{x} joining a vertex a in V R to
a vertex b in V S but having no inner vertex in V R∪V S. Then C := R[a, x]∪S[x, b]∪T
is an even circuit for Hi−1 is bipartite. Set
D = P ∪R[w, a] ∪ T ∪ S[b, z] ∪Q.
Observe that D is an even circuit since D = C + P + R + Q + S and P + R and
Q + S are odd circuits. Finally set G0 = G[C] and G1 = G[C ∪ D]. Then G1 is a
non-bipartite even-circuit-connected graph which can be obtained from G0 by a 2-arc
adjunction. Again the assertion follows from Lemma 3.
Remark 1. In the previous proof G1 is an even subdivision of one of the graphs in
Figure 3.
3. Proof of Theorem 1
For the rest of the paper let G be a graph and J an assignment of clockwise parities
to the even circuits of G. Assume that G is minimally J-incompatible with respect
to the deletion of an edge. Let G0, G1, . . . , Gk be an arc decomposition of G, where
Gi is obtained from Gi−1 by a single arc adjunction for i > 1 and G1 is isomorphic to
an even subdivision of O1, E1 or one of the graphs in Figure 3. Since all possibilities
for G1 are either in the list of graphs in Theorem 1 or J
′-compatible with respect to
any assignment J ′, we may assume that k > 1. Let H := Gk−1 and let P be the
unique H-arc. Fix a J-compatible orientation of H and extend it to an orientation
of G arbitrarily. Since G is J-incompatible there exist two even circuits A and B
including P such that A does not have the clockwise parity prescribed by J but B
does. The following lemma shows that the even circuits A and B can be chosen with
these properties so that G[A ∪B] is fairly simple.
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Figure 3. G1 in Theorem 3 is an even subdivision of one of these graphs.
Lemma 4. The even circuits A and B can be chosen so that G[A ∪ B] is isomorphic
to an even subdivision of O1, O2, E1, E2, E3, A1, A2, A3, A4 or A5. (See Figure 3.)
Proof. We assume that A and B have been chosen with the properties above so that
A ∪ B is minimal.
Let Q be the first AB-arc we reach when traversing B in a particular direction
starting at P and let R be the first AB-arc we reach when traversing B in the opposite
direction, again starting at P . If there exists an even circuit in A ∪ Q which includes
P ∪Q or an even circuit in A∪R which includes P ∪R then let B′ be this even circuit.
Otherwise there exists an even circuit B′ in A ∪Q ∪ R which includes P ∪Q ∪ R.
First we show thatB′ has the clockwise parity prescribed by J . Suppose the contrary.
The minimality of A∪B implies A∪B = B′∪B and therefore A+B′ ⊆ B. Furthermore
A+B′ is non-empty and the union of circuits. Therefore A+B′ = B, a contradiction
to P ⊆ B.
If there is a unique AB′-arc then G[A ∪ B′] is isomorphic to an even subdivision of
either O1 or E1. Otherwise G[A ∪ B
′] is isomorphic to an even subdivision of O2, E2,
E3, A1, A2, A3, A4 or A5.
If G[A ∪ B] is an even subdivision of O1, O2, E1, E2 or E3 then we have proved
Theorem 1, for in these cases A + B is an even circuit with the clockwise parity
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Figure 4. G is generated by the even circuits A and B and the two
paths S and T . The paths S and T are dotted because they may intersect
X and Y .
prescribed by J since A + B ⊆ H . Thus we may assume that G[A ∪ B] is an even
subdivision of A1, A2, A3, A4 or A5.
The symmetric difference A + B is the union of two edge disjoint odd circuits U
and W in H . Since H is even-circuit-connected and therefore 2-connected there exist
vertex disjoint paths S and T in H which join vertices of U to vertices of W but have
no inner vertex in V U ∪ VW . Note that |V U ∩ VW | ≤ 1 and if |V U ∩ VW | = 1 we
may choose S and T so that V S = V U ∩ VW and V T ∩ V U ∩ VW = ∅. Note that
G[S∪T ∪U∪W ] contains exactly two even circuits C and D, and that C+D = U+W .
In the following lemma we show that G is spanned by the even circuits A and B and
the paths S and T . (See Figure 4.)
Lemma 5. G = G[A ∪ B ∪ S ∪ T ].
Proof. The set {A,B,C,D} of even circuits is J-intractable, for C and D both have
the clockwise parity prescribed by J since C ∪ D ⊆ H . The assertion follows by the
minimality of G.
The set (A ∪ B) − (U ∪W ) is the union of two vertex disjoint paths X and Y if
V U ∩ VW = ∅. In this case let X join vertex w in U to vertex y in W and let Y join
vertex x in U to vertex z in W . If V U ∩ VW 6= ∅ then let X be the unique path in
(A∪B)− (U ∪W ) and V Y = V U ∩VW . Again we let X join vertex w in U to vertex
y in W , but we also write V U ∩ VW = {x} and z = x in this case. (See Figure 4.)
In our next lemma we show that it is impossible that the first A ∪B-arcs of S and T ,
if we traverse the paths from their vertex in U to their vertex in W , both join vertices
in V X to vertices in V Y . (See Figure 5.)
Lemma 6. There exist no vertex disjoint A ∪ B-arcs S ′ and T ′ such that S ′ joins a
vertex a in V X to a vertex b in V Y and T ′ joins a vertex c in V Y [x, b] − {b} to a
vertex d in V X [a, y]− {a}.
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Figure 5. Situation in Lemma 6.
Proof. Clearly the existence of these arcs is impossible if V U ∩ VW 6= ∅, since
V U ∩ VW 6= ∅ implies V Y = {x}.
Suppose therefore that V U ∩ VW = ∅, and that S ′ and T ′ exist. Let E and F be
the two even circuits in
U ∪W ∪X [w, a] ∪X [d, y] ∪ Y [x, c] ∪ Y [b, z] ∪ S ′ ∪ T ′.
Thus E +F = U +W = C +D. If it is not possible to orient P so that E and F have
the clockwise parity prescribed by J then {C,D,E, F} is an intractable set of circuits.
The union of these circuits does not include X [a, d]∪Y [c, b], for otherwise S ∪T would
include the circuit Z = S ′ ∪ T ′ ∪X [a, d] ∪ Y [c, b] and this is impossible since S and T
are vertex disjoint paths. We now have a contradiction to the minimality of G.
Therefore it is possible to orient P so that E and F have the clockwise parity
prescribed by J and still, by the symmetry of A and B, we may assume that A does
not have the prescribed clockwise parity but B does. Consequently {A,B,E, F} is
an intractable set of even circuits. By the minimality of G this implies that G =
G[A ∪ B ∪ S ′ ∪ T ′].
Suppose that Z is an even circuit. Without loss of generality we may assume that
A + E = Z, so that B + F = Z. If Z has the clockwise parity prescribed by J then
{A,Z,E} is a J-intractable set of even circuits; otherwise {B,Z, F} is a J-intractable
set of even circuits. This is a contradiction to the minimality of G for neither U ∪W ⊆
A ∪ E nor U ∪W ⊆ B ∪ F . We conclude that the circuit Z is odd.
Let M be the unique even circuit that contains T ′ and is edge disjoint with S ′ ∪W ,
let I be the unique even circuit that contains T ′ and is edge-disjoint with S ′ ∪ U ,
let K be the unique even circuit that contains S ′ and is edge-disjoint with T ′ ∪ W
and, finally, let L be the unique even circuit that contains S ′ and is edge-disjoint with
T ′ ∪ U . Note that M + K 6= Z since Z is odd. Similarly I + L 6= Z. Therefore,
since M + K + I + L ⊆ U ∪ W and M + K + L + I is an even cycle, we have
M +K + L+ I = U ∪W , for if M +K + L+ I = ∅ then M +K = I + L = Z.
Consequently we may assume that A = M+I and E = M+L, so that B = K+L and
F = I +K. None of {A,M, I}, {B,K, L}, {E,M,L}, {F, I,K} is a J-intractable set
of even circuits by the minimality of G for S ′ 6⊆M ∪I, T ′ 6⊆ K∪L, Y [c, b] 6⊆M∪L and
X [a, d] 6⊆ I ∪ K. Therefore, since {A,B,E, F} is a J-intractable set of even circuits
but {A,M, I} is not, {M, I,B,E, F} = {A,B,E, F} + {A,M, I} is a J-intractable
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set of even circuits. It follows that {M, I,K, L, E, F} is a J-intractable set of even
circuits since {B,K, L} is not, and therefore either {E,M,L} or {F, I,K} must be a
J-intractable set of even circuits, a contradiction.
Observe that if S, respectively T , does not have an A ∪B-arc and is therefore equal
to either X or Y then T , respectively S, has an A ∪B-arc. Since S and T are vertex
disjoint this arc does not join a vertex in V X to vertex in V Y . This fact and Lemma 6
imply that, if we traverse S and T from their vertex of U to their vertex of W , then
either the first A ∪ B-arc of S or the first A ∪ B-arc of T does not join a vertex in V X
to a vertex in V Y . Let R denote this arc for the rest of the paper. The next lemma
shows that one end of R is in V X ∪ V Y .
Lemma 7. There is no A ∪B-arc that joins a vertex in V U − {w, x} to a vertex in
VW − {y, z}.
Proof. First consider the case that V U ∩VW = ∅. Let Q be an A ∪B-arc that joins
a vertex in V U − {w, x} to a vertex in VW − {y, z}.
Let E and F be the two even circuits in U ∪W ∪Q ∪ Y , where we assume without
loss of generality that P ⊆ X . Since E ∪ F ⊆ H , E and F are of the prescribed
clockwise parity and {A,B,E, F} is a J-intractable set of even circuits. Therefore
G = G[A∪B ∪Q]. Observe that if G[A∪E] = G or G[B ∪F ] = G then G[A∪F ] 6= G
andG[B∪E] 6= G. By the symmetry of E and F we therefore assume thatG[A∪E] 6= G
and G[B ∪ F ] 6= G.
The symmetric difference A+E is an even circuit in U ∪W ∪Q∪X . Depending on
the clockwise parity of A+E either {A,E,A+E} or {A+E,B, F} is a J-intractable
set of even circuits and therefore either G = G[A∪E] or G = G[B∪F ], a contradiction.
Now we consider the case that V U ∩ VW 6= ∅ and, therefore, x = z and P ⊆ X .
Let E and F be the two even circuits in U ∪W ∪ Q. Since E ∪ F ⊆ H , E and F
have the clockwise parity prescribed by J and thus {A,B,E, F} is a J-intractable set
of circuits. There exists at least one even circuit M that includes Q and X . Moreover
either A + E = M or A + F = M . Without loss of generality let A + E = M . Then
either {A,E,M} or {B,F,M} is a J-intractable set of circuits, which is a contradiction
to the minimality of G for U ∪W 6⊆ A ∪ E and U ∪W 6⊆ B ∪ F .
In the following lemma we show that both ends of R are either in V X or in V Y .
Lemma 8. There is no A ∪ B-arc that joins a vertex in (V U ∪ VW )− {w, x, y, z} to
a vertex in V X ∪ V Y .
Proof. Without loss of generality we assume that Q is an (A ∪B)-arc that joins a
vertex in V U − {w, x} to a vertex a in V X − {w}. (See Figure 6.)
Let E and F be the two even circuits in U∪W ∪Q∪X [a, y]∪Y . If it is not possible to
orient P so that E and F have the clockwise parity prescribed by J then {C,D,E, F}
would be a J-intractable set of circuits. This conclusion would be a contradiction to
the minimality of G: X [w, a] is not contained in C ∪ D ∪ E ∪ F since it cannot be
contained in S ∪ T because S and T are vertex disjoint.
Therefore we may assume that E and F have the prescribed clockwise parity and
{A,B,E, F} is a J-intractable set of even circuits. Either A + E or A + F is equal
to the unique even circuit in U ∪ Q ∪ X . Without loss of generality we assume that
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A + E is equal to this even circuit. Then either {A,E,A + E} or {A + E,B, F} is a
J-intractable set of even circuits, which is a contradiction to the minimality of G for
neither W ⊆ A ∪ E nor W ⊆ B ∪ F .
Thus R joins either two vertices in V X or two vertices in V Y , as in Figure 7. In the
following lemma we show that G is generated by the even circuits A and B and by the
arc R and that G is an even splitting of ∆1, ∆2, ∆3 or ∆4.
Lemma 9. If there is an A ∪ B-arc that joins two vertices in V X or two vertices in
V Y , then G is an even splitting of ∆1, ∆2, ∆3 or ∆4 and J is an assignment which
prescribes an odd number of clockwise even circuits to the even circuits of G.
Proof. Let Q be an A ∪ B-arc which joins two vertices a and b in V X . We assume
that a ∈ V X [w, b]. (See Figure 7.)
First we show that G = G[A ∪ B ∪ Q]. Let E and F be the two even circuits
in U ∪ W ∪ X [w, a] ∪ Q ∪ X [b, y] ∪ Y . As in the proofs of the previous lemmas we
may orient P such that E and F have the prescribed clockwise parity. Otherwise
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G = G[C ∪D ∪E ∪F ] and we reach a contradiction: the fact that S and T are vertex
disjoint implies that Q∪X [a, b] 6⊆ S∪T , so that X [a, b] 6⊆ C∪D∪E∪F . We conclude
that {A,B,E, F} is a J-intractable set of even circuits.
Suppose Q ∪X [a, b] is an even circuit M . Then either A + E = M or A + F = M ,
and without loss of generality we assume A+E = M . Consequently, either {A,E,M}
or {B,F,M} is a J-intractable set of even circuits. We now have a contradiction since
neither U ∪W ⊆ A ∪ E nor U ∪W ⊆ B ∪ F .
Thus Q ∪X [a, b] is odd and G is an even splitting of ∆1, ∆2, ∆3 or ∆4.
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